Work and lead junior engineer towards projects delivery with other layout and circuit design engineers to resolve any technical issues that will affect layout to ensure high quality.
Utilize EDA tools (Cadence and Synopsys) for layout design and all related verification items, perform all layout activities as cell and block level creation, edit and full verification.
Use state-of-the-art layout techniques for matching, ESD, latch-up prevention and parasitic reduction and work with an awareness and understanding of the process from physical point of view.
Attending all relevant project meetings, continuous assessment and reporting of timescale risks.
Where possible, use schematic driven layout and consider top level auto routing.
Involve in review session and prepare all related document and data preparation for wafer tape out.
Skills/Experience
Thorough understa...
Ready to Apply?
Join thousands of Americans building their careers