<table> <tbody> <tr> <td>Design Verification</td> <td>UVM, SystemVerilog, Assertions, Coverage, Formal Verification</td> </tr> </tbody> </table>