Experience: 5 - 7 years as DFT Engineer
Location: Bangalore
Required Skills
Scan insertion
SCAN DRC/Coverage debug
ATPG Pattern generation
Gate level simulations ( Zero delay/Timing Delay simulations)
Worked on JTAG/P1500 protocols
Perl/Tcl scripting
Timing/Formal verification/PD flow knowledge is plus