3050 Micron Semiconductor Mexico, S.de R. L. de C. V. seeks a highly experienced professional for analog and custom layout design. The role requires over 12 years' experience in advanced CMOS processes and substantial knowledge in Cadence and Mentor Graphics. Key responsibilities include designing critical blocks, performing layout verifications, and leading project execution.
The ideal candidate will guide junior engineers and ensure on-time delivery of high-quality layouts, making significant contributions across multiple projects.
#J-18808-Ljbffr