Position Overview
Mixed Signal Design Verification Engineer
Implementation of System Verilog Models for the Analog blocksModel vs Schematic Verification – System Verilog Test bench implementation including assertionsUnderstanding of adding connect module at the interaction of schematic and model while running AMS simulationsUnderstanding of UVM environment and implementing the Top Level Test cases in the environmentRunning regressions using VManager.