TetraMem in Singapore is seeking a senior RTL design engineer to lead the RTL design, simulation, and verification for our ASIC/SoC products. You will drive IP integration, participate in tape-out activities, and collaborate with backend teams to deliver robust hardware solutions.

You will optimize power, performance and area through PPA analysis, develop AI/in‑memory IPs, mentor junior engineers, and contribute to design reviews.