UST in Malaysia is seeking a skilled engineer to execute VLSI Frontend, Backend, or Analog design projects. Responsibilities include delivering high-quality designs, supporting junior engineers, and implementing innovative automation approaches.

This role requires expertise in System Verilog, ASIC verification, and strong analytical skills. Candidates should have a degree in Electrical or Computer Engineering and experience with relevant design and verification tools.